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Abstract To increase the universality of the recently
introduced voltage differencing inverting buffered am-
plifier (VDIBA), this letter presents a new voltage-mode
(VM) multi-input-single-output (MISO) universal fil-
ter. The proposed filter contains only single VDIBA,
two capacitors, and one nMOS transistor, operated in
triode region, and is used for resonance angular fre-
quency tuning. Since in the structure no resistors are
needed the filter can be classified as resistorless. The
VM MISO filter compared with other active building
block-based counterparts is very simple, it contains only
few transistors, and has the smallest size area. More-
over, no component matching is required and it shows
low sensitivity performance. The theoretical results are
verified by SPICE simulations using TSMC 0.18 µm
level-7 SCN018 CMOS process parameters with ±0.9 V
supply voltages. In addition, the behavior of the pro-
posed VM filter was also experimentally verified using
commercially available integrated circuits OPA660 and
AD830.
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1 Introduction
Active filters are widely used as basic building blocks
in analog signal processing. They are intended to re-
place the RLC filters that mainly suffer from the lack
of integrability. Such active filter circuits are success-
fully used in video signal processing, communication
systems, computer systems, telephone circuitry, broad-
casting systems, control and instrumentation systems,
etc. [1]. Recently, several active building block (ABB)-
based minimal configuration voltage-mode (VM) multi-
input single-output (MISO) universal filter structures
have been reported in the literature in which for specific
connection both capacitors are used as input terminal
[2]–[13]. Unfortunately, the internal structures of ABBs
in all of above reported filters suffer from the excessive
number of transistors and the complexity of the used
ABBs, which results in high silicon area in case of on-
chip fabrication. This can be also seen from Table 1,
which summarizes the advantages and disadvantages of
previously reported VM MISO filters in [2]–[13] based
on various relevant criteria. Full nomenclature of re-
ferred ABBs is given in Appendix. With the aim to min-
imize the silicon area on the chip, very recently the new
versatile ABB so-called voltage differencing inverting
buffered amplifier (VDIBA) has been presented [14]. Its
application possibilities have been shown on the design
of a resistorless and electronically tunable dual-output
VM first-order all-pass filter [14], four-phase quadrature
oscillator, second-order all-pass filter [15], single ended
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Table 1 Comparison of performance specifications of different VM MISO filters
Ref. Year Results Technology
Power Filter
Frequency
No. of No. of No. of Passive el. / ABB Total
supply responses ABBs transistors passive el. parameter matching areae
[2] 2006
Simul. CA3080 ICs ±15 V All, but 159.2 kHz 2 OTA – 2 C No –
APc
Meas. AD844 ICs ±15 V All, but 159.2 kHz 2 CFA – 2 C, 2 R No –
APc
[3] 2008 Simul. BJTb ±1.5 V
All, but LPc,
56.75 kHz 1 CCCCTA 17 BJTd 2 C Yes –BRc & APc
[4] 2009 Simul. BJTb ±3 V All 100 kHz 1 CDTA 23 BJTd 2 C, 3 R No –
[5] 2009 Simul. BJTb ±3 V
All, but
612 kHz 2 CCCDBA 50 BJTd 2 C No –APc
[6] 2009 Simul. BJTb ±2 V
All, but
1 MHz 1 DBTA 39 BJTd 3 C, 2 R Yes –APc
[7]a 2010 Simul.
TSMC 0.35 ±1.3 V All, but 1.59 MHz 1 FDCCII 60 MOS 2 C, 3 R Yes 770.65
µm CMOS BRc & APc µm2
[8] 2010 Simul. BJTb ±3 V
All, but
159 kHz 1 CFTA 25 BJTd 2 C, 2 R Yes –BRc & APc
[9] 2010 Simul.
TSMC 0.35 ±1.65 V All 1 MHz 1 CCII 24 MOS 2 C, 3 R Yes 170
µm CMOS µm2
[10]a 2010 Simul.
TSMC 0.35 ±1.3 V All, but 1.59 MHz 1 FDCCII 88 MOS 2 C, 2 R No 1 027.9
µm CMOS BRc & APc µm2
[11] 2011 Simul.
TSMC 0.35 ±2 V All, but LP
c,
8 MHz 1 DVCC 18 MOS 2 C, 2 R Yes
199.52
µm CMOS BRc & APc µm2
[12]a 2012 Simul.
TSMC 0.35 ±1.5 V All, but 1.19 MHz 2 VDBA 32 MOS 2 C No 151.9
µm CMOS APc µm2
[13] 2013 Meas. AD830 ICs ±5 V All 324 kHz 2 DDA – 2 C, 3 R No –
[17] 2011 Simul.




TSMC 0.18 ±0.9 V All 1.59 MHz 1 VDIBA 6+1 MOSd 2 C No
104
This µm CMOS µm2
work
Meas.




a [7] Fig. 9(b); [10] Fig. 4; [12] Fig. 3
b Transistor parameters NR100N or NR200N (NPN) and PR100N or PR200N (PNP) of bipolar arrays ALA400 from AT&T
c For realization additional inverting voltage input needed
d Ideal current source(s) assumed
e Sum of products of the lengths and widths of each transistors in used CMOS structure incl. VCR area
and differential mode triangle/square wave generators
[16].
In this letter we propose a new VM MISO univer-
sal filter using the just mentioned VDIBA as active
element. The proposed filter structure is an alterna-
tive realization to recently published CMOS-RC VM
MISO universal filter [17] and compared with other
ABB-based counterparts in the literature [2]–[13] and
CMOS-RC [17], it shows the following advantages:
(i) compared to circuits in [2], [3], [5]–[8], and [10]–[12]
it realizes all five standard filter functions i.e. low-
pass filter (LP), band-pass (BP), high-pass (HP),
band-reject (BR), and all-pass (AP) without the
need of additional inverting voltage inputs, which
lead to higher complexity of these solutions,
(ii) proposed filter is resistorless i.e. no external resistor
is needed, a useful feature that cannot be found in
[2], [4], [6]–[11], [13], and [17],
(iii) it employs only few transistors in total, hence the
total transistor area is much smaller than [2]–[13]
and [17],
(iv) no passive element or ABB parameter matching is
required in the design, which is not available in [3],
[6]–[9], and [11],
(v) suitable for low-voltage operation, while circuits [2]–
[13] and [17] are supplied with ±1.3 V or higher DC
voltages.
SPICE simulation results based on Taiwan Semi-
conductor Manufacturing Company (TSMC) 0.18 µm
level-7 SCN018 CMOS process parameters and experi-
mental measurement results using readily available in-
tegrated circuits (ICs) OPA660 and AD830 are included
to support the theory.
2 Circuit description
The VDIBA is a recently introduced four-terminal ac-
tive device with circuit symbol shown in Fig. 1 [15]. It
has a pair of high-impedance voltage inputs v+ and v−,
a high-impedance current output z, and low-impedance
voltage output w−. The input stage of VDIBA can be
easily implemented by a differential-input single-output
operational transconductance amplifier (OTA), which
converts the input voltage to output current that flows
out of the z terminal. The output stage can be formed
by unity-gain inverting voltage buffer (IVB). Since both




























































Fig. 1 Circuit symbol of VDIBA.




























































Fig. 2 CMOS implementation of VDIBA.
ICs, and moreover it contains OTA whose gm can be
electronically controllable via DC bias current, the in-
troduced active element is attractive for resistorless and
electronically controllable circuit applications.
Using standard otation, the relationship between
port currents and voltages of the VDIBA can be de-







0 0 0 0
0 0 0 0
gm −gm 0 0








where gm represents the transconductance of VDIBA.
The CMOS implementation of the VDIBA is shown
in Fig. 2. The circuit is composed of an active loaded
differential pair (transistors M1–M4) followed by a unity-
gain IVB (matched transistors M5 and M6). The in-
put/output terminal resistances of the CMOS VDIBA





Roz ∼= ro4‖ro2, (3)
Rv+ = Rv− ∼=∞, (4)
where gmi and roi represents the transconductance and
output resistance of the i-th transistor, respectively.
From Eqs. (2)–(4) it can be seen that the output termi-
nal (w−) can exhibit low resistance by selecting large
transistor M5 (and M6 due to the matching condition
requirement), the input terminals (v+ and v−), as well
as the z terminal, have high resistances.
The proposed VM MISO universal filter is shown
in Fig. 3. The circuit employs single VDIBA as ac-
tive element, two capacitors, and one nMOS transis-
tor working as voltage-controlled resistor (VCR). Al-
though in practice, filters employing only grounded ca-
pacitors are preferred, new IC technologies offer floating
capacitor realization possibility as a double poly (poly1-













Fig. 3 Proposed VM universal filter.
The nMOS transistor works in triode region and its re-
sistance RMOS for low value of signal amplitudes can





L (Vc − VTHn)
, (5)
where Cox is the gate oxide capacitance per unit area,
µn is the free electron mobility in the channel, W and
L are the channel width and length of the nMOS, VTHn
is the threshold voltage of the transistor, and Vc is DC
control voltage used for tuning. Using (1), circuit anal-
ysis yields the following output voltage Vout of the pro-
posed circuit in Fig. 3:
Vout =
s2C1C2RMOSVin1 − sC2Vin3 + gmVin2
s2C1C2RMOS + sC2 + gm
. (6)
From Eq. (6) it can be observed that the proper
connection of the relevant input terminals yields the five
standard types of biquadratic filter functions as follows:
(i) If Vin1 = Vin3 = 0 (grounded), a second-order LP
filter can be obtained with Vout/Vin2;
(ii) If Vin1 = Vin2 = 0 (grounded), a second-order in-
verting BP filter can be obtained with Vout/Vin3;
(iii) If Vin2 = Vin3 = 0 (grounded), a second-order HP
filter can be obtained with Vout/Vin1;
(iv) If Vin3 = 0 (grounded) and Vin1 = Vin2 = Vin, a
second-order BR filter can be obtained with Vout/Vin;
(v) If Vin1 = Vin2 = Vin3 = Vin, a second-order AP
filter can be obtained with Vout/Vin.
Thus, the circuit is capable of realizing LP, BP, HP,
BR, and AP responses from the same topology without
any requirement for component-matching conditions or
use of additional inverting voltage inputs. For all filter
responses the resonance angular frequency ω0, quality
factor Q, and bandwidth ω0/Q derived from the de-
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It should be noted that the gain factors for all five
filter responses are equal to unity in magnitude.
A sensitivity study forms an important index of the
performance of any active network. The active and pas-
sive relative sensitivities of the proposed circuit derived


















From the results it is evident that the sensitivities
are low and not larger than unity in absolute value.
3 Stability analysis
Considering the non-idealities of the VDIBA, the ma-







0 0 0 0
0 0 0 0
gm(s) −gm(s) sCz + 1/Rz 0









where the parasitic impedance Rz is ideally infinity as
well as Cz and Rw− are ideally equal to zero and the
β and gm are non-ideal voltage and transconductance
error gains of VDIBA, respectively.
Considering the effects of these non-ideal gains on
the proposed filter, the output voltage Vout in Eq. (6)
turns to:
Vout ∼=
s2C1C2RMOSVin1 − βsC2Vin3 + βgmVin2
s2C1C2RMOS + sC2 + βgm
. (12)
It should be mentioned that non-ideal gains β and
gm are frequency-dependent parameters that using a









where βo = 1 − εβv and gmo = go(1 − εgm) are DC
voltage and transconductance gains of VDIBA, respec-
tively. Ideally, the voltage gain βo is equal to unity.
Considering the VDIBA implementation using internal
structure shown in Fig. 2, at low and medium frequen-
cies these DC gains can be assumed to be constants
with following values of tracking errors obtained by
SPICE simulations (for IB = 100 µA): εβv = 0.078
and εgm = 0.004, respectively, while go = 600 µA/V.
In addition, τβ = 1/ωβ and τgm = 1/ωgm in which
ωβ and ωgm are −3 dB cut-off frequency of the cor-
responding gain responses found to be fβ−3dB = 51.93
GHz and fgm−3dB = 226.32 MHz. Hence, the maximum
operating frequency of the VDIBA is fmax  (1/2π)×
min{ωβ , ωgm} ≈ 226.32 MHz. As it can be seen the τβ
is much smaller than τgm . This is due to the fact that
the unity-gain IVB stage (M5 and M6) can achieve a
much higher bandwidth because its output impedance
is quite small, ideally equal to zero [20].
The best way to test the stability of the proposed
filter characteristics is the use of Routh–Hurwitz stabil-
ity criterion [21]. Thus, assuming that the single-pole
model analysis gives satisfactory result and neglecting
the effect of τβ , by replacing Eq. (14) into (12) its de-











a2 = C2(C1RMOS + τgm),
a3 = C1C2RMOSτgm . (16)
Thus, in order to prevent stability problems, the







To verify the theoretical study, the behavior of the pro-
posed VDIBA-based VM filter shown in Fig. 3 has been
verified by SPICE simulations with DC power supply
voltages equal to +VDD = −VSS = 0.9 V. In the design,
transistors are modeled by the TSMC 0.18 µm level-7
SCN018 CMOS process parameters (VTHn = 0.3725 V,
µn = 259.5304 cm
2/(V·s), VTHp = −0.3948 V, µp =
109.9762 cm2/(V·s), Tox = 4.1 nm) [22]. The aspect ra-
tios of the OTA (M1–M4) and the IVB (M5 and M6)
were chosen as W/L(M1–M4) = 18 µm/1.08 µm and
W/L(M5, M6) = 54 µm/0.18 µm, respectively. Note that
the bulk of all transistors is connected to their corre-
sponding sources to prevent body effect and W/L ratio
of the transistors M5 and M6 were selected sufficiently
high to decrease the loading effect.
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Fig. 4 (a) Ideal and simulated magnitude responses of
the low-pass, band-pass, high-pass, and band-reject filters,
(b) ideal and simulated magnitude and phase responses of
the all-pass filter in Fig. 3.
The proposed filter was designed for f0 = ω0/2π ∼=
1.59 MHz and Q = 1 by choosing C1 = C2 = 60 pF,
IB = 100 µA (gm = 600 µA/V), and RMOS = 1.65 kΩ
obtained with aspect ratio W/L = 6.3 µm/1.08 µm and
DC control voltage Vc = 0.84 V. Figure 4(a) shows the
ideal and simulated magnitude responses of the low-
pass, band-pass, high-pass, and band-reject filters of
Fig. 3. Similarly, the ideal and simulated magnitude
and phase responses of the all-pass filter are shown in
Fig. 4(b). Thus, from Fig. 4(a) and (b) it can be ob-
served that the proposed circuit is capable of realiz-
ing all the five standard filter functions as expected.
Also, the time-domain response of the proposed filter
in Fig. 3 is investigated by applying a sinusoidal in-
put voltage signal with an amplitude of 50 mV peak at
f0 = 1.59 MHz. Figure 5 shows the input and output
signals of the band-pass response of the proposed filter.
The total harmonic distortion (THD) of the output sig-
nal is found to be 3.15%.
To demonstrate electronic tunability of the proposed
VM filter, pole frequency is tuned around the expected
frequency of 1.59 MHz by varying DC control volt-
age Vc of VCR RMOS for a high-Q band-pass response
of the filter. In this case, for Q = 5 the component
Time (s) 
















Fig. 5 The output signal of the band-pass response with Q =
1 of the filter in Fig. 3 applying a 50 mV (peak) sinusoidal
input signal at 1.59 MHz.
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Vc = 0.7 V 
Vc = 0.77 V



















Fig. 7 VDIBA implementation using commercially available
ICs.
values were selected as C1 = 250 pF, C2 = 8 pF,
IB = 52 µA (gm = 400 µA/V), and RMOS = 2 kΩ
obtained with above given aspect ratio and DC con-
trol voltage Vc = 0.77 V. By slightly varying Vc as it
is demonstrated in Fig. 6, the changes in RMOS will be
small. Since the value of the quality factor is propor-
tional to the square root of RMOS, its value will not be
seriously affected, whereas the resonance angular fre-
quency will be tuned.
4.2 Experimental measurements
In order to confirm the theoretical results, the pro-
posed filter has been developed on printed circuit board
















Fig. 8 Measured magnitude and phase responses of (a) low-pass, (b) band-pass, (c) high-pass, (d) band-reject, and (e) all-pass
filters.
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(PCB) and its behavior has been verified by experimen-
tal measurements using network-spectrum analyzer Ag-
ilent 4395A. In measurements the VDIBA was imple-
mented based on the structure illustrated in Fig. 7. To
realize the input stage of VDIBA the readily available
IC OPA660 by BURR BROWN [23] was used, which
contains the so-called ‘diamond’ transistor (DT) and
fast voltage buffer (VB). The resistor RADJ was chosen
as 220 Ω [23]. In order to increase the linearity of col-
lector current versus input voltage Vd, the DT is com-
plemented with degeneration resistor RG  1/gmT ,
added in series to the emitter, where the gmT is the
DT transconductance. Then the total transconductance
decreases to the approximate value 1/RG [23]. The out-
put stage IVB was realized by IC AD830 produced by
Analog Devices [24]. The DC power supply voltages
of both ICs were equal to ±5 V. In all measurements
the values of the passive components were selected as
C1 = C2 = 100 pF and RG = RMOS = 1 kΩ to ob-
tain the designed MISO filter responses with Q = 1
at pole frequency f0 = ω0/2π ∼= 1.59 MHz. Measured
results of LP, BP, HP, BR, and AP magnitude and
phase responses are shown in Fig. 8. From the results
it can be observed that due to extra parasitic capaci-
tances of the fabricated PCB the resonance frequency
is f0 ∼= 1.48 MHz, which, however, is close to the theo-
retical one.
From the simulation results and experimental mea-
surements it can be seen that the final solution is in
good agreement with the theory.
5 Conclusion
This letter presents a new VM MISO universal filter to
increase the universality of the recently introduced new
‘voltage differencing’ device so-called voltage differenc-
ing inverting buffered amplifier. The proposed circuit
is very simple and realizes all five standard filter func-
tions, i.e. LP, BP, HP, BR, and AP in the same circuit
topology without need of additional inverting voltage
inputs. The proposed filter achieves easy tuning of the
resonance angular frequency without seriously affect-
ing the quality factor. In brief, the new filter offers the
following advantages: (i) resistorless circuit, (ii) sim-
ple structure containing only few transistors, hence, the
total transistor area is much smaller that available cir-
cuits in the literature, (iii) no component matching is
required, (iv) it shows low sensitivity performance, and
(v) suitable for low-voltage operation. SPICE simula-
tions and experimental measurements using commer-
cially available ICs confirm the feasibility of the pro-
posed circuit.
6 Appendix
This section provides full nomenclature of the afore-
mentioned ABBs in Table 1.
OTA Operational transconductance amplifier
CFA Current feedback amplifier
CCCCTA Current controlled current conveyor
transconductance amplifier
CDTA Current differencing transconductance
amplifier
CCCDBA Current-controlled current differencing
buffered amplifier
DBTA Differential-input buffered and
transconductance amplifier
FDCCII Fully differential current conveyor
CFTA Current follower transconductance
amplifier
CCII Second-generation current conveyor
DVCC Differential voltage current conveyor
VDBA Voltage differencing buffered amplifier
DDA Differential difference amplifier
VDIBA Voltage differencing inverting buffered
amplifier
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